High Throughput/Gate AES Hardware Architectures Based on Datapath Compression - Télécom Paris Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Computers Année : 2020

High Throughput/Gate AES Hardware Architectures Based on Datapath Compression

Dates et versions

hal-02517649 , version 1 (24-03-2020)

Identifiants

Citer

Rei Ueno, Naofumi Homma, Sumio Morioka, Noriyuki Miura, Kohei Matsuda, et al.. High Throughput/Gate AES Hardware Architectures Based on Datapath Compression. IEEE Transactions on Computers, 2020, 69 (4), pp.534-548. ⟨10.1109/TC.2019.2957355⟩. ⟨hal-02517649⟩
36 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More