Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology - Télécom Paris Access content directly
Conference Papers Year : 2018

Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology

No file

Dates and versions

hal-02271687 , version 1 (27-08-2019)

Identifiers

  • HAL Id : hal-02271687 , version 1

Cite

Jean-Luc Danger, Risa Yashiro, Tarik Graba, Yves Mathieu, Abdelmalek Si-Merabet, et al.. Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology. 2018 21st Euromicro Conference on Digital System Design (DSD), Aug 2018, Prague, Czech Republic. pp.508-515. ⟨hal-02271687⟩
104 View
0 Download

Share

Gmail Facebook X LinkedIn More