Diagonal tracks in FPGAs - Télécom Paris Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

Diagonal tracks in FPGAs

Résumé

This article presents the performance evaluation of two new diagonal routing tracks in FPGAs. We discuss the automatic detailed architecture generation issues and propose changes in the conventional placement and routing to suit these architectures better. We conduct a series of experiments on these architecture with MCNC Benchmarks, where key parameters are varied over practical ranges and we conclude that the results are well in accordance, as predicted by the theory.
Fichier non déposé

Dates et versions

hal-04516452 , version 1 (22-03-2024)

Identifiants

Citer

Sumanta Chaudhuri. Diagonal tracks in FPGAs. FPGA '09: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Feb 2009, Monterey California USA, France. pp.245-248, ⟨10.1145/1508128.1508167⟩. ⟨hal-04516452⟩
3 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More