Assisting abstraction and verification of IP modules by control-data slicing - Télécom Paris
Communication Dans Un Congrès Année : 2009

Assisting abstraction and verification of IP modules by control-data slicing

Sophie Coudert
  • Fonction : Auteur
  • PersonId : 1053469
Rabéa Ameur-Boulifa
Renaud Pacalet

Résumé

Functional verification of hardware modules is growing to be challenging due to strict timing requirements, power limitation and time-to-market pressure in design process. Removal of irrelevant information by abstraction of hardware computations has been used by the experts to speed up the verification process. We introduce a register transfer level (RTL) control-data slicing approach in intellectual property (IP) mod- ules to assist formal verification and simulation based validation approaches by removing irrelevant information and reduce state space for model checking and save cycles for simulations. In this paper a control-data separation solution is presented based on slicing of RTL models. Slicing is helpful to identify and separate control state machine from data processing of the IP module to be used for static verification of the critical timing behaviors of the module. The data processing separated from critical control state machine is abstracted to improve verification by simulation without loss of timing information.
Fichier non déposé

Dates et versions

hal-02893162 , version 1 (08-07-2020)

Identifiants

Citer

Waseem Muhammad, Sophie Coudert, Rabéa Ameur-Boulifa, Renaud Pacalet. Assisting abstraction and verification of IP modules by control-data slicing. TENCON 2009. 2009 IEEE Region 10 Conference, Jan 2009, Singapore, France. pp.1-6, ⟨10.1109/TENCON.2009.5395936⟩. ⟨hal-02893162⟩
49 Consultations
0 Téléchargements

Altmetric

Partager

More