Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors - Télécom Paris Accéder directement au contenu
Article Dans Une Revue IEEE Design & Test of Computers Année : 2007

Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors

Résumé

Many of the pitfalls in side-channel-resistant hardware design can be avoided using the right methodology and a systematic design flow. The authors present the back end of such a design flow and show a solution that combines a specialized cell library with a dedicated place-and-route method.
Fichier non déposé

Dates et versions

hal-02893104 , version 1 (08-07-2020)

Identifiants

Citer

Sylvain Guilley, Florent Flament, Philippe Hoogvorst, Renaud Pacalet, Yves Mathieu. Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors. IEEE Design & Test of Computers, 2007, 24 (6), pp.546-555. ⟨10.1109/MDT.2007.202⟩. ⟨hal-02893104⟩
26 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More