



HAL
open science

Simulation methodology for Large-Bandwidth Track-and-Hold microwave circuit

A. Meyer, Patricia Desgreys, H. Petit, B. Louis, V. Petit

► **To cite this version:**

A. Meyer, Patricia Desgreys, H. Petit, B. Louis, V. Petit. Simulation methodology for Large-Bandwidth Track-and-Hold microwave circuit. IEEE Int. Conf. PRIME, Jul 2014, Grenoble, France. hal-02412071

HAL Id: hal-02412071

<https://telecom-paris.hal.science/hal-02412071>

Submitted on 25 Feb 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Simulation methodology for Large-Bandwidth Track-and-Hold microwave circuit

Arnaud Meyer^{*†}, Patricia Desgreys^{*}, Hervé Petit^{*}, Bruno Louis[†], Vincent Petit[†]

^{*}Télécom ParisTech, France, 46 rue Barrault, 75013, Paris, Email: armeyer@enst.fr

[†]Thales Systèmes aéroportés, France, 2 av Gay Lussac, 78990, Élancourt

Abstract—A step-by-step simulation methodology for large-bandwidth Track-and-hold (T/H) microwave circuit is proposed. A T/H circuit is characterized accurately under the Cadence[©] environment. With the consideration of a specific windowing function, linearity simulation analysis could be done effectively. Moreover, the use of an input frequency generation function, in accordance with theoretical calculation, allows to treat the entire input bandwidth (BW). A simulated switched emitter follower (SEF) structure in a 0.13- μm SiGe BiCMOS technology with 24 GHz effective bandwidth and a 4 GS/s clock illustrates our methodology.

I. INTRODUCTION

A classical microwave receiver is composed of a low noise amplifier (LNA), a mixer and a Track-and-hold (T/H) circuit in front of the analog-to-digital-converter (ADC) [1]. Usually, frequency mixing requires space and consumes power. Therefore, a T/H circuit with sub-sampling action, could replace positively the mixer and the LNA if the target specifications in terms of noise are compatible. Such circuits present different facets which require different analysis in track/hold mode and in sampling mode. Until now, some articles cover the subject in terms of specific analyses [2],[3]. The aim of this paper, is to propose a step-by-step methodology to cover principal aspects of large bandwidth (BW) T/H circuits and to overcome analysis problem. In addition, the use of a simple windowing function, which allows to process the signal when linearity analysis must be done, is introduced. Moreover, a process able to generate adequate input frequencies in sub-sampling mode is detailed. The purpose analysed architecture is based on the most common used structure the switched emitter follower (SEF) [4],[5] and principal specifications are demonstrated.

In the next section, the considered simulation environment is described. Section III presents the possible simulation scenario, and section IV concludes the paper.

II. SPECIFIC ENVIRONMENT SIMULATION

For our analysis, we considered the schematic of Fig. 1 under Cadence[©] design environment. The schematic is based on a differential approach, but it could be used for single-ended structure. For sake of simplicity, we do not consider in our analysis the output buffer and we assume that an ideal quantizer is used. Regarding the microwave clock, we considered a sinusoidal one. The device under test (DUT) is based on the SEF structure of Fig. 2.




Fig. 1. The used environment for T/H circuit simulation

A. Simulated Switched emitter follower

In track mode, Q_3 , Q_4 , Q_5 and Q_8 are ON, thus capacitor C_{Hold} is loaded. In hold mode, Q_7 , Q_6 are ON, hence added currents in R_l creates drop voltages and Q_3 , Q_4 are blocked. The added capacitors $C_F \approx C_{be}$ enhance the isolation against input signal feed-through [6].




Fig. 2. The simulated large bandwidth T/H structure

B. Rectangular windowing function

In order to simulate this structure periodic steady state (PSS) analysis combined with periodic X frequency (PXF) analysis could be used with the special sampled option. However, the linearity simulation with Quasi Periodic Steady State (QPSS) analysis will be impacted by the zero-hold nature of the DUT [2]. Our solution consists in treating the hold part of the signal with a windowing-rectangular function to approximate a discretized sample as closely as possible. Considering $V_{out}[t]$ the output signal, the equivalent response of windowing function in frequency domain with $0 < \alpha \leq 0.25$ is:

$$W_{in}(\omega) = \int_{-T_e \cdot \alpha}^{T_e \cdot \alpha} V_{out}[t] \exp^{-j\omega t} dt, \quad (1)$$

$$Egain * W_{in}(f) = T_e \cdot Sinc[\alpha 2\pi F_{out} T_e]. \quad (2)$$

To be efficient, the chosen value of duty cycle α should be equal to the hold time divided by two or more. With the sampling clock $f_s = 1/Te$, assuming that the input signal is maintained during $Te/2$, $\alpha \leq 0.25$ and $E_{gain} = 1/\alpha$.




Fig. 3. (a) Illustration of the windowing function on the signal and (b) the equivalent frequency response for $\alpha = 0.25$, we can observe how the linear gain compensate the attenuation

Such function could be done with the implementation of an ideal VerilogA T/H but, because of hidden-state, it will increase simulation time and complexity [7]. In consequence of this limitation we use a couple of complementary switches $SW1/SW2$ piloted by the input clock signal (Fig. 1). The clock synchronization is used for QPSS simulation convergence, therefore it will also be used to control the switches. We combine it with an ideal buffer gain E_{gain} to compensate the linear attenuation coming from the function (2) as shown in Fig. 3. The complementary switches must be closed/opened during the determined windowing time.

C. Input frequency generation function

One of the interesting applications of a large bandwidth T/H is the capability to translate numerous frequencies located in different Nyquist bands into baseband. In order to use QPSS results to calculate total harmonic distortion (THD), it is useful to know the frequencies values created by non-linearity. We assume that major non-linear contributions come from third and second harmonics, therefore (THD) can be express:

$$THD = \frac{\sqrt{P_{H2}^2 + P_{H3}^2}}{P_{Fund}} \quad (3)$$

Where P_{Hn} is the power of the corresponding harmonic n . The following Fig. 4 shows how to choose correctly the input frequencies (F1,F2..Fn) in order to produce, in baseband, the same fundamental (Fund), the same harmonic 2 (H2) and the same harmonic 3 (H3).




Fig. 4. Input harmonics generation used to analyze the full input spectrum, numbers indicated nyquist bands which is considered under sub-sampling modes

Using right input frequencies it is easier to simulate large BW T/H and generated frequencies can be reuse further to

characterize the structure in measurements. In the case that we consider a bandpass signal with a frequency range f_l (lower frequency) to f_u (upper frequency), then we have to respect Nyquist condition sampling frequency $f_s > 2B$ with the band $B = f_u - f_l$. When considering sub-sampling, the band is located at an integer number of bandwidth [8]. Considering the location k of the output frequency F_{out} in the band B , with $k \in \mathbb{Q}$, the relation can be written :

$$B = \frac{f_s}{2}, k = \frac{F_{out}}{B} \quad (4)$$

If we consider the track input bandwidth (BW) and the clock frequency (f_s) we can calculate the total number of Nyquist Band $N_B \in \mathbb{Q}$ and the corresponding Nyquist band number $n \in \mathbb{N}^*$:

$$N_B = \frac{BW}{f_s}, 1 < n < N_B \quad (5)$$

The Nyquist location of a sub-sampling frequency depends on its location into the band and can be expressed as:

$$F_{in} = B(n_{odd} - 1 + k), F_{in} = B(n_{even} - k) \quad (6)$$

Combining the equation (4), with equation (5) and considering equation (6) we found the relation between the output and the input. Equivalent equation can be written in function of two coefficients $a \in \mathbb{N}^*$ and $b \in \mathbb{N}^*$ depending on the Nyquist band location n :

$$F_{in} = \frac{f_s}{2} (a + \frac{2}{f_s} b \cdot F_{out}). \quad (7)$$

Depending on a and b the input frequency is defined by the following modulo ($MOD(x, \mathbb{N})$) operation for a fixed F_{out} :

$$a = n - MOD(n, 2), b = 2 * MOD(n, 2) - 1. \quad (8)$$

Using the previous equation (7), it is straightforward to calculate harmonic 2 and harmonic 3 values in order to calculate THD (3):

$$n_{H2} = \text{floor}(\frac{2F_{in}}{0.5f_s}), n_{H3} = \text{floor}(\frac{3F_{in}}{0.5f_s}), \quad (9)$$

$$F_{out_{H2}} = \frac{1}{b} (2F_{in} - \frac{f_s}{2} a), F_{out_{H3}} = \frac{1}{b} (3F_{in} - \frac{f_s}{2} a). \quad (10)$$

For example, with $f_s = 4$ GHz, $BW = 24$ GHz and $F_{out} = 1.2$ GHz we can calculate corresponding input frequencies which fall in the 11th Nyquist band. With $B=2$ GHz, $k = \frac{F_{out}}{f_s} = \frac{3}{5}$, $N_B = 12$. For $n_{odd} = 11$ we calculate :

$$F_{in_{11}} = B(n_{odd} - k) = 2 \cdot 10^9 \cdot (\frac{52}{5}) = 20.8 \text{ GHz}. \quad (11)$$

Using equation (10) and equation (7) in an Ocean[©] script, combined with QPSS analysis, the input frequencies can be generated depending on the desired output frequency as showed in Fig. 4. After implementation of the described function we can follow up with the different analysis.

III. DEDICATED SIMULATIONS FOR T/H CIRCUITS

Track and hold circuits could be simulated in track mode or in sampling mode. Depending on performance the designer want to simulate, the dedicated environment in Table I allows to treat all the simulation scenarios. Considering a microwave circuit, scattering parameters (SP) small signal analysis is commonly used. The following table resumes the principal simulations executed by order and detailed in this paper.

TABLE I
SIMULATIONS DONE WITH SPECTRERF[©] EXECUTED BY ORDER

Simulation Analysis	Track mode	Step	Sampling mode	Step
Bandwidth	SP	1 st	PSS-PXF	2 nd
Noise Figure	SP-Noise	3 rd	PSS-Pnoise	4 th
THD/P-1dB	PSS	5 th	QPSS	6 th

A. Bandwidth

One of the main interest of our circuit is to obtain a high input bandwidth (BW) therefore we start by the 1st analysis to obtain the input bandwidth. In Fig. 5 the scattering parameter ($S_{[2,1]}$) in function of F_{in} is plotted showing a value of 28 GHz at -3 dB which corresponds to the effective BW. After the consideration of the input bandwidth in track mode, we now concentrate on the sampling mode.

The 2nd analysis is done in frequency-domain through a PSS analysis with $f_s = 4$ GHz. This one allows to compute the impulse response of the system. Secondly, PXF analysis is chosen with sampling option. This analysis will compute all the transfer functions of the inputs with regard to one selected output. Considering the right sample, we can obtain conversion loss of the T/H and compare track bandwidth to sampling-bandwidth impacted by conversion loss.




Fig. 5. Obtained scattering parameter $S_{[2,1]}$ in respect to input frequency in (a) track mode and (b) in sampling mode sliced by f_s

The comparison of both curves in Fig. 5, shows that the input track gain at -3 dB decreases by 1 dB with conversion losses. Therefore, the final effective input BW is equal to 24 GHz. In parallel, it is important to size the output isolation during the hold-mode to quantify the feed-through:

$$Isolation_{dB} = S_{[2,1]dB|Hold} - S_{[2,1]dB|Track}. \quad (12)$$

We shall pay a particular attention to the considered direct bias current (dc) in this mode. When a load is applied at the

output of the circuit, a non-realistic isolation could-be obtained as illustrated in Fig. 6 (b). The problem comes from the initial conditions (ic). Because of a leaking current in the output load, the considerate ic is wrong and corresponding dc will never exist in sampled mode. In order to overcome this problem we may force the capacitor voltage to a value equivalent to a possible held value Fig. 6 curve (a).




Fig. 6. Obtained output isolation (12) from the input in Hold mode (a) with good initial condition (b) with bad initial condition

B. Noise Figure

Commonly, thermal noise in sampled circuits is the main noise source [3]. This noise is linked to an equivalent resistive element in the circuit which is uniformly distributed. Its spectral density is equal $4kTR$, where k is the Boltzman constant, T is the temperature in kelvin and R is the equivalent resistor. We sample the stationary input noise every $1/f_s$, therefore the resulting noise is cyclostationary [9] and aliased in baseband. Theoretical calculation of an aliasing noise P_{als} with a first order transfert function for the input bandwidth (BW) under a single-side-band consideration (SSB) [2], has to be taken:

$$P_{als|dB} = 10 \cdot \text{Log}\left(\frac{\pi}{2} BW \cdot \frac{1}{0.5f_s}\right). \quad (13)$$

From the previous calculation the noise factor NF_{Sample} in sampling mode can be approximate by:

$$NF_{Sample} = P_{in|dBm} - P_{kT|dBm} - P_{BW|dB} - P_{als} - SNR_{out}. \quad (14)$$

With P_{in} is the input power of the signal, P_{kT} is a noisy 50 Ω resistor, P_{BW} is the equivalent noise input bandwidth and SNR_{out} is the signal to noise ratio at the output. In track mode the noise factor NF_{Track} is expressed by:

$$NF_{Track} = SNR_{in} - SNR_{out}, \quad SNR_{in} = P_{in} - P_{kT} - P_{BW}. \quad (15)$$

In accordance with theoretical result, noise analysis simulation can be done. To perform a good check of results, we start by evaluating the noise in the track mode.

The 3rd step is carried out using noise source option in SP parameter analysis and plotted in Fig. 7. The obtained results show an average value of $NF_{Track} \simeq 13$ dB.

The 4th simulation step concerns the cyclostationary noise, it requires a specific analysis through a PSS, followed by a specific Periodic noise (P-noise) in sampling mode. In this

paper all the simulations are done using $f_s=4$ GHz and a power input signal of $P_{in}=-6$ dBm. The last result shows a average value of $NF_{Sample} \simeq 28$ dB.




Fig. 7. Obtained Noise figure in (a) track mode and (b) sampling mode, we can observe how the noise increase by aliasing effect

The observed difference in Fig. 7 results from the contribution of aliasing noise into baseband. The comparison of the theoretical calculation $P_{als|cal} \simeq 14$ dB (13) with the plotted simulated results $P_{als|sim} \simeq 13$ dB Fig. 7, shows a small difference of 1dB. This difference comes from the consideration of an approximate value for the input bandwidth $BW=24$ GHz in the $P_{als|cal}$ calculation. After achieving verification of the obtained $NF_{sampling}$ value we can calculate the SNR_{out} . Under a SSB consideration the SNR_{out} value equal to 47 dB. Once the final SNR_{out} is evaluated, the linearity specification could be analyzed.

C. Linearity

According to [10], we start by calculating the compression point at 1dB (P_{1dB}) from specifications. Here, for example we calculate a minimal $P_{1dB} \simeq 2$ dBm for one tone excitation. Using the compression function in PSS analysis, we obtain the following curve in track mode with one tone excitation :




Fig. 8. Obtained $P1$ dB from extrapolation at -20 dBm input power P_{in} in (a) track mode and (b) calculated value

The obtained simulation results indicates that our targeted P_{1dB} is not reached. Based on this calculation we continue with the 5th analysis in order to obtain THD (3) in track mode Fig. 9. We are now interested in the linearity of the T/H in sampling mode, hence we consider the 6th analysis. By using windowing function, it is possible to directly obtain the

magnitude of the different harmonics. Using the generation function described previously to simulate the THD , we obtain the following result:




Fig. 9. Obtained THD in (a) track mode and (b) sampling mode

Considering the ideal current sources used and the Harmonic 2 reduction by differential operation, the worst average $THD_{sampling} \simeq -48$ dB. In track mode the worst average $THD_{Track} \simeq -63$ dB is significantly lower. The difference between the two curves comes from the non-linearity created by mixing products between the clock and input signal.

IV. CONCLUSION

We have detailed how to simulate a large bandwidth T/H circuit through a step-by-step methodology. Based on analytical calculation we demonstrated the validity of the results obtained by simulation. In addition, the use of a specific generation frequency function combined with a windowing function demonstrates how to analyze the linearity of the structure over a large input spectrum. Regarding simulated results, we concluded that high performance T/H microwave circuit can be efficiently analyzed under the Cadence[®] environment with our methodology.

REFERENCES

- [1] D. Jakonis, K. Folkesson, J. Drowski, P. Eriksson, and C. Svensson. A 2.4-ghz rf sampling receiver front-end in $0.18\mu\text{m}$ cmos. *Solid-State Circuits, IEEE Journal of*, 40(6):1265–1277, June 2005.
- [2] K. Kundert. Simulating switched-capacitor filters with spectre rf. <http://www.designers-guide.org/>, (Version 6c), 2006.
- [3] B. Murmann. Thermal noise in track-and-hold circuits: analysis and simulation techniques. *Solid-State Circuits Magazine, IEEE*, June 2012.
- [4] A. Moriyama, S. Taniyama, and T. Waho. A low-distortion switched-source-follower track-and-hold circuit, 2012 19th IEEE International Conference on. In *Electronics, Circuits and Systems (ICECS)*, Dec 2012.
- [5] Yevgen Borokhovych and J. Christoph Scheytt. 10 gs/s 8-bit bipolar th in sige technology. In *NORCHIP, 2011*, pages 1–4, Nov 2011.
- [6] S. Shahramian, A.C. Carusone, and S.P. Voinigescu. Design methodology for a 40-gsamples/s track and hold amplifier in $0.18\text{-}\mu\text{m}$ sige bicomos technology. *Solid-State Circuits, IEEE Journal of*, 41, Oct 2006.
- [7] K. Kundert. Hidden state in spectre rf application note. <http://www.designers-guide.org/>, (5.0), 2003.
- [8] R.G. Vaughan, N.L. Scott, and D.R. White. The theory of bandpass sampling. *Signal Processing, IEEE Transactions on*, Sep 1991.
- [9] J. Phillips and K. Kundert. Noise in mixers, oscillators, samplers, and logic an introduction to cyclostationary noise. In *Custom Integrated Circuits Conference, 2000. CICC., 2000*.
- [10] B. Razavi. *RF Microelectronics*, chapter 2.2 Effects of non-linearity. Prentice HALL, 2010.