# OxRAM-Based Non Volatile Flip-Flop in 28nm FDSOI 

Natalija Jovanovic, Olivier Thomas, Elisa Vianello, Jean-Michel Portal, Boris
Nikolic, Lirida Naviner

## - To cite this version:

Natalija Jovanovic, Olivier Thomas, Elisa Vianello, Jean-Michel Portal, Boris Nikolic, et al.. OxRAMBased Non Volatile Flip-Flop in 28nm FDSOI. 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS), Jun 2014, Trois Rivières, Canada. 10.1109/NEWCAS.2014.6934003 . hal02288534

## HAL Id: hal-02288534 <br> https://telecom-paris.hal.science/hal-02288534

Submitted on 27 Dec 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. publics ou privés.

Distributed under a Creative Commons Attribution 4.0 International License

# OxRAM-based Non Volatile Flip-Flop in 28nm FDSOI 

N. Jovanovici ${ }^{1,3,4}$, O. Thomas ${ }^{1}$, E. Vianello ${ }^{1}$, J-M. Portal ${ }^{2}$, B. Nikolić ${ }^{3}$, L. Naviner ${ }^{4}$<br>${ }^{1}$ CEA, LETI, Minatec campus, Grenoble 38054, France, email: natalija.jovanovic@cea.fr<br>${ }^{2}$ IM2NP, UMR CNRS 6242, Aix-Marseille Université Marseille, France<br>${ }^{3}$ Dept. of Electrical Engineering and Computer Sciences, University of California, Berkeley 94720, USA<br>${ }^{4}$ Telecom ParisTech, Paris 75637, France


#### Abstract

This paper presents a robust OxRAM-based nonvolatile flip-flop (NVFF) solution, designed for deep nano-scaled CMOS technologies. Forming, set and reset operations rely on a reliable design approach using thin gate oxide CMOS. The NVFF is benchmarked against a standard FF in 28nm CMOS FDSOI. Non-volatility is added with minimal impact on the FF performances.


## I. INTRODUCTION

The new growing area in semiconductor industry is the Internet of Things, which leads to an increased interest in design of Ultra-Low Power (ULP) embedded systems. Apart from the energy efficiency as a main requirement, the important property of these systems is their low activity. For these reasons, they can benefit from including the NonVolatility (NV) feature in latch based elements, e.g. memories and FF. NV can provide saving the state of the system before going to long zero-consumption sleep mode, while guaranteeing fast sleep/wake-up transitions. Resistive switching memories (ReRAMs) are considered as one of the most promising technologies for future low-cost embedded Non-Volatile Memories (NVM) due to their fast switching behavior, simple CMOS co-integration (compatible materials, BEOL process) and high integration density.

Several Non-Volatile Flip-Flop (NVFF) solutions realized by adding NV devices to the standard master-slave flip-flop (MSFF) are reported [4-6]. Some latch-ReRAM designs [5] are built by connecting NV devices directly or through access transistors to internal nodes of the latch. Therefore, the programming of ReRAM devices is performed using transistors in the latch core and its power supply. When such strategy is applied to the design based on advanced CMOS nodes or ReRAM technology that requires high programming currents/voltages, the size of devices in the latch drastically increases and leads to degraded flip-flop performances and consumption. This approach also requires the increase of latch voltage during the store mode. On the other hand, the design proposed in [6] adds the NV feature with minimal impact on the consumption and performance of the latch in active mode by decoupling programming part from slave latch, and this method is adopted in this work.

Most of the previous NVFF designs are realized with over130 nm CMOS nodes. In this work, using sub-130nm technologies in NVM design is explored. Static consumption which is a weak point of advanced CMOS nodes can be (1) minimized in active mode by using thin-film technologies (FDSOI, FinFET) and (2) completely canceled in the sleep mode due to NVM. In this case the required ReRAM programming voltages may be above the maximum voltage that ensures reliable transistor operation. This is particularly
true for the electroforming of fresh ReRAM devices that requires higher voltage (between 2.5 V and 5 V ) than SET/RESET operations. The use of such high voltages can lead to an oxide breakdown or reduce device lifetime. In over130 nm nodes the exposure of transistors to high stress can be minimized by dynamically changing the power supply [6]. This approach becomes ever more limited as technology scales below 130 nm node due to an increasing voltage gap between ReRAM and CMOS.

This paper presents a robust and reliable NVFF implemented with oxide-based ReRAM (OxRAM) and 28nm CMOS FDSOI technologies. It is realized using only thin gate oxide transistors as regular standard cells. Moreover, it implements a simple and reliable forming solution. Speed and power consumption analyses are performed and the solution is compared to a standard FF cell. The reminder of this paper is organized as follows. Section II introduces used ReRAM technology. Section III explains the proposed solution and section IV is dedicated to results and discussion.

## II. RERAM TECHNOLOGIES

## a) Technology background

ReRAM operation mechanism is based on the resistance change in an active material, usually a transition metal oxide sandwiched between two metal electrodes [1].


Fig. 1. Quasi-static I-V characteristics obtained from experimental data.
The $\mathrm{TiN}(35 \mathrm{~nm}) / \mathrm{HfO}_{2}(5 \mathrm{~nm}) / \mathrm{Ti}(10 \mathrm{~nm})$ resistor is a promising OxRAM stack in terms of operating voltages and reliability [2,3]. The typical device quasi-static characteristic is shown in Fig. 1. A pristine memory device that is in the high initial resistance state can be switched to the low resistance state by applying a high voltage stress (green). This process is called forming and it alters the resistance of the pristine device irreversibly. After the forming step, the RESET (red) and SET
(blue) occur in the opposite polarity. A switching time of 100 ns , data retention up to 68 days at $150^{\circ} \mathrm{C}$ and a high endurance up to $10^{8}$ cycles is achieved.

## b) Electrical characterization

The experimental data obtained on this technology are used for calibration of the compact model that is used in the following Sections [8].

OxRAM and CMOS co-integration is deeper explored by simulating Transmission-Gate + OxRAM configuration $\left(\mathrm{w}_{\mathrm{p}}=\right.$ $\left.1.6 \cdot w_{n}\right)$. Fig. 2 depicts the relation between SET and RESET parameters ( $t_{S E T,} t_{\text {RESET }}, V_{S E T}$ and $V_{\text {RESET }}$ ) and their behavior in differently sized configurations. SET switching time is defined as the time it takes for device resistance to decrease from initial $\mathrm{R}_{\text {OFF }}$ value to $\mathrm{R}_{\text {ON }}=2 \mathrm{kOhm}$. RESET switching time is defined as the time it takes for current through the device to decrease from initial value (when $\mathrm{R}_{\mathrm{ON}}=2 \mathrm{kOhm}$ ) to a stable value. In each test, same voltage $\left(V_{\text {SET }} / V_{\text {RESET }}\right)$ is applied across the whole structure and on the transistor gates, in accordance with timing diagrams for SET and RESET operations depicted in the inset of Fig. 2.


Fig. 2. 1 TG1R structure: $t_{\text {SET }}$ vS $V_{\text {SET }}$ and $t_{\text {RESET }}$ vs $V_{\text {RESET }}$ for $w_{n}=400 \mathrm{~nm}$ (red) and $\mathrm{w}_{\mathrm{n}}=200 \mathrm{~nm}$ (green).

These results highlight exponential time-voltage dependencies and show that SET and RESET conditions are different. Moreover, the structure with larger access transistors requires smaller voltages for same switching times - property which can be used to overcome the gap between different SET/RESET conditions. Finally, these data show the need for high voltages in the design. Even with enlarged transistors, $V_{\text {RESET }}$ will be above the CMOS operating range if fast switching behavior is targeted (e.g. 1.7 V for 10 ns reset of 1TG1R structure with $\mathrm{w}_{\mathrm{n}}=400 \mathrm{~nm}$ ). This is particularly true for forming operation, as it typically requires increased voltages (Fig. 1), even without taking the operation speed into consideration. This property of OxRAM technology introduces reliability concerns when co-integrating 28 nm FDSOI and OxRAM technologies.

## III. Proposed solution

## a) Working principle

NVFF is realized by adding OxRAM devices in the slave stage of MSFF. All NV operations are performed while clock
is low, i.e. when master passes the input value while slave is disconnected from the master and holds previous data. During regular FF operations (active mode) NVM block is disconnected. During data-backup information from flip-flop is transferred to NVM (store) which is followed by the system going to sleep mode (power off). After switching the power on, slave latch will asynchronously recover previously saved content (restore).

Block diagram of implemented solution is given in Fig. 3. Two different power supplies are used in the cell - VddH (yellow blocks) and Vdd (blue). NVFF_CORE is MSFF that is modified by adding: (1) inverters that provide $Q_{-} s$ and $Q b_{-} s$ which are used for store operation, and (2) header and equalizer transistors used for restore operation. Signals $Q_{-} s$ and $Q b_{-} s$ are combined with STORE signal in the logic block, and the voltage levels of obtained signals $A, A b, B$ and $B b$ are shifted in two level-shifter (LS) blocks and brought to NVM part where they are used to control the store operation. The level-shifted FORM signal is used in NVM during forming operation and RESTORE and ActRest are responsible for the NVM behavior in active and restore modes. All components are explained in further parts of this section.


Fig. 3. Block diagram of implemented NVFF

## b) NVM and logic blocks

NVM part employs two OxRAMs (Fig 4). Each device has different paths assigned for store (red for SET and green for RESET), forming (blue) and active/restore modes (pink).


Fig. 4. NVM part - principle
Control signals $n 1-n 4, p 1-p 4, n F, p F$ and ActRest are generated according to Table I. During store mode SET operation on one OxRAM and RESET operation on another one are performed in parallel, in accordance with $Q$ value. The resistance difference is sensed during restore mode. FORMING step is performed simultaneously on both devices,
regardless of the value of $Q$. During active and restore modes top electrodes of both OxRAMs are grounded. In order to accomplish specified operation modes functions (1) - (4) are realized in logic blocks.

TABLE I. CONTROL SIGNALS FOR NVM PART

| mode | bottom electrodes | top electrodes | forming | ActRest |
| :---: | :---: | :---: | :---: | :---: |
| FORMING | $\begin{gathered} \mathrm{p}-\mathrm{off} \\ \mathrm{n}-\mathrm{X} \end{gathered}$ | $\begin{gathered} \mathrm{n}-\mathrm{off} \\ \mathrm{p}-\mathrm{X} \end{gathered}$ | p, n-ON | n - off |
| $\begin{gathered} \text { ACTIVE } \\ \text { RESTORE } \end{gathered}$ | $\mathrm{p}, \mathrm{n}$ - off | $\begin{aligned} & \mathrm{p} \text { - off } \\ & \mathrm{n}-\mathrm{X} \end{aligned}$ | $\mathrm{p}, \mathrm{n}$ - off | n-ON |
| STORE | $\begin{gathered} \mathbf{n}_{1}=\mathbf{p}_{1}=\mathbf{Q} \\ \mathbf{n}_{2}=\mathbf{p}_{2}=\mathbf{Q b} \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{n}_{3}=\mathbf{p}_{3}=\mathbf{Q b} \\ \mathbf{n}_{4}=\mathbf{p}_{4}=\mathbf{Q} \end{gathered}$ | $\mathrm{p}, \mathrm{n}$ - off | n - off |

$p_{2}=p_{3}=\overline{n_{1}}=\overline{n_{4}}=A=\overline{\overline{\operatorname{FORM}} \cdot Q \cdot \operatorname{STORE}}$
$p_{1}=p_{4}=\overline{n_{2}}=\overline{n_{3}}=B=\overline{\overline{\operatorname{FORM}} \cdot \bar{Q} \cdot \operatorname{STORE}}$
$n_{F}=\overline{p_{F}}=F O R M$
ActRest $=\overline{\text { FORM }+ \text { STORE }}$
c) Reliability issues

The difference between OxRAM programming voltages (VddH in NVM block) and CMOS operating voltages (Vdd in logic blocks) imposes inserting level-shifters between these parts. In order to ensure reliable operation for all transistors in the critical paths, they are cascoded and biased in a way that guarantees limited voltages across the terminals of every stacked transistor.

Fig. 5 depicts the solution used in implemented NVFF cell. The level shifter [7] with output inverters is generating inb_H and inb $L L$ signals in appropriate ranges $-[\mathrm{VddM}, \mathrm{VddH}]$ and [ $0, ~ V d d M$ ], respectively. VddM is an intermediate voltage level chosen such that all pin-to-pin voltages are within the safe operating boundaries. These signals drive the gates of output stage, allowing the out signal to vary within [ $0, \mathrm{VddH}]$.


Fig. 5. Reliable programming part and level-shifters - principle.
This method is applied to the store/forming parts of NVM block. Transistors on the right side of Fig. 5 correspond to programming transistors in NVM block, with the node out connected to OxRAM electrodes $B_{i}$ and Ti. Functionally, signals inb_ $H$ and inb_ $L$ correspond to control signals $n_{i}$ and $p_{i}$ realized in logic blocks, but they must be placed in the suitable voltage range $-p_{i}$ signals in [VddM, VddH] and $n_{i}$ in [0, VddM]. Hence, level-shifter inputs in and inb correspond to outputs of logic blocks - signals $A, B, F O R M$ and their inverted values. Although SET and FORMING paths are separated,
cascode transistors can be shared between them. This solution requires additional power supply VddM that is chosen to be $\frac{v d d H}{2}$ because of the circuit symmetry. NVM block also contains restore/active paths, but they exploit only NMOS transistors which don't need level-shifting. In these parts transistors are also stacked but due to simpler layout $v d d M=$ $v d d$ is chosen.

## d) Implementation

Detailed schematic of implemented cell is given on Fig. 6. Programming transistors are implemented using low-Vth threshold devices (orange) in order to reduce the area of the cell. The level shifter which generates forming control signals $F$ and $F b$ (green) can be shared between the cells in case of integrating multiple NVFF cells in a complex system.


Fig. 6. Implemented NVFF.
IV. Results and discussion

Presented NVFF cell is simulated using a 28 nm CMOS FDSOI technology and OxRAM model. The circuit is supplied with $\mathrm{Vdd}=1 \mathrm{~V}$ and $\mathrm{VddH}=2.6 \mathrm{~V}$ (forming) $/ 1.8 \mathrm{~V}$ (after-forming). Pulses of 70 ns (store) and 6 ns (restore) are applied. Successful store and restore operations are confirmed with the yield of $99.7 \%$ by performing 10000 -sample Monte Carlo simulation that takes into account both OxRAM and CMOS local process variations (TT corner, $27^{\circ} \mathrm{C}$ ). The impact of adding NV property to the flip-flop is explored - the performance and power consumption of NVFF are compared to standard MSFF.

## a) Performance in active mode

Table II summarizes the timing parameters of NVFF and FF cells. Clk-Q delay, setup and hold times for low-to-high and high-to-low transitions are estimated for both cells under the same conditions (same data and clock slope and output
load). The Clk-Q delay is measured from $40 \%$ of clock edge to $60 \%(\mathrm{LH})$ or $40 \%(\mathrm{HL})$ of the output signal. Setup and hold times are defined as D-Clk delays that cause $10 \%$ increase in the Clk-Q delay from its nominal value. The obtained data show less than $4 \%$ increase of Clk-Q delay in NVFF case and no difference in setup and hold times.

TABLE II. The timing performance of NVFF and FF

| LH |  |  |  |  | HL |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $t_{\text {clk }-q}$ | $t_{\text {setup }}$ | $t_{\text {hold }}$ | $t_{\text {clk-q }}$ | $t_{\text {setup }}$ | $t_{\text {hold }}$ |  |  |
| NVFF | 30.3 ps | 14.4 ps | -23.7 ps | 26.8 ps | 39.5 ps | -10.8 ps |  |  |
| FF | 29.6 ps | 14.4 ps | -23.9 ps | 25.8 ps | 39.5 ps | -10.8 ps |  |  |

b) Energy in standby mode

During the sleep mode, the power supply for NVFF cell is turned off $(\mathrm{Vdd}=\mathrm{VddH}=0)$ resulting in zero leakage. The cell only consumes power before going to standby (store) and after wake-up (restore). Therefore, the energy is independent of the time spent in sleep mode and can be calculated as:
$E_{\text {sleep_NVFF }}=E_{\text {store }}+E_{\text {restore }}$
In FF case, supply must retain, but can be minimized to Vmin:

$$
\begin{equation*}
E_{\text {sleep_FF }}\left(t_{\text {sleep }}, V_{\text {min }}\right)=\int_{t_{\text {_sleep }}} V_{\text {min }} \cdot I(t) \cdot d t \tag{5}
\end{equation*}
$$



Fig. 7. Sleep mode energy for NVFF and FF supplied with different voltages
Fig. 7 represents $E_{\text {sleep_NVFF }}$ and $E_{\text {sleep_FF }}$ as a function of the time spent in sleep mode. $E_{\text {sleep_FF }}$ is estimated for different supply voltages. NVFF consumes 28 pJ for store operation, while restore is not critical and takes less than $0.5 \%$ of total energy. For example, if the supply of FF is lowered to 0.5 V in sleep mode, replacing it with NVFF solution will reduce the consumption if periods of inactivity are longer than 0.1 s .

## c) Energy in active mode

The energy consumption of active mode is estimated per clock period during which new data is captured. This value consists of dynamic part that is constant (write to flip-flop) and static part that depends on the clock period, so we calculated the energy for several frequencies. The equation used for FF is:
$E_{\text {act_FF }}(f)=\int_{T_{c l k}} V d d \cdot I(t) \cdot d t$
For NVFF cell the consumption in NVM and LS blocks that are supplied by VddH is separated from consumption in NVFF_CORE and LOGIC blocks that are supplied by Vdd:
$E_{\text {act_NVFF }}(f)=E_{\text {act_NVFF_Vdd }}(f)+E_{\text {act_NVFF_Vdd }_{-}}(f)$ (8)
Fig. 8(a) shows the ratio of active energy in Vdd part of NVFF and active energy in FF cell. Using non-volatile cell
increases consumption for $32-37 \%$ for the frequency range of $10 \mathrm{MHz}-1 \mathrm{GHz}$. The difference comes from the modification in slave latch (inverters for $Q_{-} s$ and $Q b_{-} s$ ) and the logic block. It is notable that the difference is higher for lower frequencies, where the leakage becomes dominant to the write energy.

The active energy in VddH part of NVFF is shown on Fig. 8(b) and compared to the active energy in Vdd part of NVFF. Due to the use of large low-Vth devices, high supply voltage of programming part, as well as the presence of three level shifters, the consumption increases drastically, especially for low frequencies. This can be avoided by turning off VddH supply and deactivating NVM/LS part during the active mode.
(a)



Fig. 8. Energy consumption in active mode: (a) $\mathrm{E}_{\text {act_ NVFF_Vdd }} / \mathrm{E}_{\text {act_FF }}$ ratio; (b) $\mathrm{E}_{\text {act_NVF_ VddH }}$ and $\mathrm{E}_{\text {act_NVFF_ Vdd }}$.

## V. Conclusion

OxRAM-based Non-Volatile Flip-Flop in 28 nm CMOS FDSOI technology is implemented and validated. Proposed solution successfully solves the problem of reliability, which is a main issue encountered in co-design of ReRAM and advanced CMOS nodes. Implemented cell is benchmarked against standard MSFF and exhibited a minimal difference in performance. Energy saving in the sleep mode is estimated, and proved to be significant for long inactivity periods. The energy in active mode is increased, but that impact is minimized by disconnecting the NV part during active periods.

## References

[1] C. Walczyk et al., J. Vac. Sci. Technol. B 29, 01AD02 (2011)
[2] T. Diokh et al., "Investigation of the Impact of the Oxide Thickness and RESET conditions on Disturb in $\mathrm{HfO}_{2}$-RRAM integrated in a 65 nm CMOS Technology," IRPS, 2013.
[3] E. Vianello et al., "Back-end 3D integration of HfO2-based RRAMs for low-voltage advanced IC digital design" ICICDT, 2013
[4] W. Zhao et al., "Spin-MTJ based non-volatile flip-flop," Proc. IEEENANO, 2007, pp. 399-402.
[5] S. Onkaraiah, et al. "Bipolar ReRAM based non-volatile flip-flops for low-power architectures." NEWCAS, 2012.
[6] I. Kazi et al. "A ReRAM-based non-volatile flip-flop with sub- $\mathrm{V}_{\mathrm{t}}$ read and CMOS voltage-compatible write," NEWCAS, 2013.
[7] B. Serneels et al. "A high speed, low voltage to high voltage level shifter in standard 1.2 V 0.13 um CMOS," ICECS, 2006.
[8] M. Bocquet et al. "Robust compact model for bipolar oxide-based resistive switching memories." TED, 2014.

